发明名称 半導体装置および半導体装置の製造方法
摘要 A semiconductor device in which misalignment does not cause short-circuiting and inter-wiring capacitance is decreased. Plural wirings are provided in a first interlayer insulating layer. An air gap is made between at least one pair of wirings in the layer. A second interlayer insulating layer lies over the wirings and first interlayer insulating layer. The first bottom face of the second interlayer insulating layer is exposed to the air gap. When a pair of adjacent wirings whose distance is shortest are first wirings, the upper ends of the first interlayer insulating layer between the first wirings are in contact with the first wirings' side faces. The first bottom face is below the first wirings' upper faces. b/a≦̸0.5 holds where a represents the distance between the first wirings and b represents the width of the portion of the first interlayer insulating layer in contact with the first bottom face.
申请公布号 JP5898991(B2) 申请公布日期 2016.04.06
申请号 JP20120026990 申请日期 2012.02.10
申请人 ルネサスエレクトロニクス株式会社 发明人 押田 大介
分类号 H01L21/768;H01L21/3065;H01L23/532 主分类号 H01L21/768
代理机构 代理人
主权项
地址
您可能感兴趣的专利