发明名称 |
DC-DC converter having terminals of semiconductor chips directly attachable to circuit board |
摘要 |
A power supply system has a QFN leadframe with leads and a pad. The pad surface facing a circuit board has a portion recessed with a depth and an outline suitable for attaching side-by-side the sync and the control FET semiconductor chips. The input terminal of the control FET and the grounded output terminal of the sync FET are coplanar with the un-recessed portion of the pad (switch node terminal) so that all terminals can be directly attached to contacts of a circuit board. A driver-and-control chip is vertically stacked to the opposite pad surface and encapsulated in a packaging compound. |
申请公布号 |
US9305872(B2) |
申请公布日期 |
2016.04.05 |
申请号 |
US201514800903 |
申请日期 |
2015.07.16 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
Lopez Osvaldo Jorge;Noquil Jonathan Almeria |
分类号 |
H01L23/495;H01L25/16;H01L25/00;H01L23/00;H01L25/07;H01L23/31 |
主分类号 |
H01L23/495 |
代理机构 |
|
代理人 |
Shaw Steven A.;Cimino Frank D. |
主权项 |
1. A power supply system comprising:
a Quad Flat No-Lead (QFN)-type leadframe having a plurality of leads and a pad with a first and a second pad surface, the first pad surface having a recessed portion and an un-recessed portion, the recessed portion having a depth and an outline suitable for attaching a plurality of semiconductor chips, the pad tie-able to a switch node terminal of the system; a driver-and-controller chip attached to the second pad surface, said driver-and-controller chip having a plurality of terminals tied by bonding wires to respective leads of the lead frame, which will then pre-molded as a carrier with a exposed recessed surface; a package encapsulating the driver-and-controller chip, the wires and the second surface of the pad and leads, but leaving the first pad surface and at least some of the plurality of leads un-encapsulated creating a pre-molded carrier; a first Field Effect Transistor (FET) chip having a drain terminal of the first FET chip attached to the recessed portion of the first pad surface, and further having a source terminal of the first FET chip and the gate terminal co-planar with the un-recessed portion of the first pad surface, the source terminal of the first FET chip tie-able to a board terminal as a grounded output terminal of the system; and a second FET chip having a source terminal of the second FET chip attached to the recessed portion of the first pad surface, and further having a drain terminal of the second FET chip and the gate terminal co-planar with the un-recessed portion of the first pad surface, the drain of the second FET chip tie-able to a board terminal as an input terminal of the system. |
地址 |
Dallas TX US |