DUAL STAGE SENSING CURRENT WITH REDUCED PULSE WIDTH FOR READING RESISTIVE MEMORY

摘要

Systems and methods for reducing a probability of read disturbance during a read operation on a resistive memory bit cell include a dual stage sensing scheme, which is used to reduce pulse widths of sensing currents for reading the resistive memory bit cell. During a first stage of the read operation on the resistive memory bit cell, a first sensing current is passed in a first direction through the resistive memory bit cell, and during a second stage of the read operation, a second sensing current is passed in an opposite, second direction through the resistive memory bit cell. Durations of the first and second stages are each equal to half of the duration of the read operation, which reduces pulse width of the first and second sensing currents. Probability of read disturbance occurring is limited to at most one of the first or second stages.

主权项

1. A method of reading a resistive memory bit cell, the method comprising:
during a first stage of a read operation on the resistive memory bit cell, passing a first sensing current in a first direction through the resistive memory bit cell; and during a second stage of the read operation, passing a second sensing current in a second direction through the resistive memory bit cell; wherein a duration of the first stage and a duration of the second stage are equal to half of a duration of the read operation, and wherein the first direction is opposite to the second direction and where the duration of the read operation comprises the sum of the duration of the first stage and the duration of the second stage.