| 发明名称 |
CACHE MEMORY SYSTEM AND OPERATING METHOD FOR THE SAME |
| 摘要 |
The present invention relates to a cache memory system. According to an embodiment, the cache memory system comprises: a data memory for saving cache data corresponding to part of data stored in a main memory; a tag memory, with at least one set having multiple ways, for saving N bit of tag data corresponding to each piece of the cache data as at least one set; a tag comparison unit for comparing top K (1<=K<N) bit of each of the tag data included in the set directed by a set address received from the outside with the top K bit of N bit of tag address received from the outside and for comparing the remaining (N-K) bits of each of the tag data with the remaining (N-K) bits of the tag address to determine if it is a cache hit or a cache miss; and an update control unit for designating cache data corresponding to corresponding tag data as an update candidate depending on the comparison result between the top K bit of the tag data and the top K bit of the tag address if it is determined to be a cache miss and for deleting one piece of cache data in the update candidate to update the same with new data. |
| 申请公布号 |
KR20160032934(A) |
申请公布日期 |
2016.03.25 |
| 申请号 |
KR20140123704 |
申请日期 |
2014.09.17 |
| 申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
SEO, WOONG;LEE, SANG HEON;RYU, SOO JUNG;CHO, YEON GON |
| 分类号 |
G06F12/06 |
主分类号 |
G06F12/06 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
