发明名称 METHOD FOR BUILDING SYNTHESIS LOAD MODEL CONSIDERING LOW VOLTAGE RELEASE FEATURE OF LOAD
摘要 A method for building a synthesis load model considering a low voltage release feature of load. The synthesis load model comprises a static load model and a motor load model. The method comprises the following steps: step 1: building a static load model according to a low voltage release feature of static load; step 2: building a motor load model according to a low voltage release feature of motor load; and step 3: determining active power and reactive power output by a synthesis load model. The model overcomes the defect that a traditional dynamic load model cannot describe the low voltage release feature of load, and improves the accuracy and reliability of power system simulation calculation.
申请公布号 WO2016041431(A1) 申请公布日期 2016.03.24
申请号 WO2015CN87937 申请日期 2015.08.24
申请人 CHINA ELECTRIC POWER RESEARCH INSTITUTE;STATE GRID CORPORATION OF CHINA 发明人 WANG, QI;YI, JUN;ZHAO, BING;TANG, YONG;LIU, LIPING
分类号 H02J3/00 主分类号 H02J3/00
代理机构 代理人
主权项
地址