发明名称 METHOD FOR FABRICATING SEMICONDUCTOR LAYERS INCLUDING TRANSISTOR CHANNELS HAVING DIFFERENT STRAIN STATES, AND RELATED SEMICONDUCTOR LAYERS
摘要 Methods of fabricating a semiconductor structure include providing a semiconductor-on- insulator (SOI) substrate including a base substrate, a strained stressor layer above the base substrate, a surface semiconductor layer, and a dielectric layer between the stressor layer and the surface semiconductor layer. Ions are implanted into or through a first region of the stressor layer, and additional semiconductor material is formed on the surface semiconductor layer above the first region of the stressor layer. The strain state in the first region of the surface semiconductor layer above the first region of the stressor layer is altered, and a trench structure is formed at least partially into the base substrate. The strain state is altered in a second region of the surface semiconductor layer above the second region of the stressor layer. Semiconductor structures are fabricated using such methods.
申请公布号 WO2016042375(A1) 申请公布日期 2016.03.24
申请号 WO2015IB01495 申请日期 2015.08.28
申请人 SOITEC 发明人 NGUYEN, BICH-YEN;SCHWARZENBACH, WALTER;MALEVILLE, CHRISTOPHE
分类号 H01L21/762 主分类号 H01L21/762
代理机构 代理人
主权项
地址
您可能感兴趣的专利