代理机构 |
Birch, Stewart, Kolasch & Birch, LLP |
代理人 |
Birch, Stewart, Kolasch & Birch, LLP |
主权项 |
1. A power electronics, PE, module including, a plurality of semiconductor chips connected in parallel, a gate unit, GU, and a passive circuit arrangement, wherein the GU is connected to the gates of the plurality of semiconductor chips via a first switch and the passive circuit arrangement is connected to the gates of the plurality of semiconductor chips via a second switch, and wherein the passive circuit arrangement includes a parallel connection of at least one capacitor and at least one resistor, and wherein
the first switch is adapted to, under normal operation, have a closed position, and, upon a failure of at least one of the plurality of semiconductor chips change to an open position and thereby disconnect the plurality of semiconductor chips from the GU, the second switch is adapted to, under normal operation, have an open position, and, upon a failure of at least one of the plurality of semiconductor chips change to a closed position, wherein the passive circuit arrangement is connected to the gates of the plurality of semiconductor chips, and wherein the passive circuit arrangement is adapted to switch on at least one of the remaining non-failed plurality of semiconductor chips, said one or a plurality of semiconductor chips are configured to, following a chip failure, enter a short circuit failure mode (SCFM), and the module is configured to charge the at least one capacitor with energy from arcing of said one of a plurality of semiconductor chips, and wherein the arcing occurs at the end of the lifetime of said SCFM. |