Memory hub architecture having programmable lane widths

摘要

A processor-based system includes a processor coupled to a system controller through a processor bus. The system controller is used to couple at least one input device, at least one output device, and at least one data storage device to the processor. Also coupled to the processor bus is a memory hub controller coupled to a memory hub of at least one memory module having a plurality of memory devices coupled to the memory hub. The memory hub is coupled to the memory hub controller through a downstream bus and an upstream bus. The downstream bus has a width of M bits, and the upstream bus has a width of N bits. Although the sum of M and N is fixed, the individual values of M and N can be adjusted during the operation of the processor-based system to adjust the bandwidths of the downstream bus and the upstream bus.

主权项

1. An apparatus comprising:
a plurality of memory devices; logic coupled to the plurality of memory devices and configured to route memory requests to, and responses from, the plurality of memory devices; an upstream bus coupled to the logic and having a width of M bits; and a downstream bus coupled to the logic and having a width of N bits, wherein the sum of M and N is fixed and values of M and N are adjustable.