发明名称 PAGE FAULT RESTART PROCESSING SYSTEM
摘要 PURPOSE:To attain the processing restart from a predetermined optional check point address even if a page fault takes place by restoring a check point address from a memory after the end of page fault processing and restarting the execution of instruction from a recovered check point address. CONSTITUTION:A microprogram address during the execution at present or an address next to the said address is stored in a 1st register 140 by the designation of a microprogram during execution. In fetching a page fault interruption generating signal via a signal line 10, the execution of an instruction is intermitted, the information is saved into a memory area to apply page fault processing. After the end of page fault processing, if the processing is restarted on the way of execution of instruction, the content of the 1st register 140 saved in the memory is used as the microprogram address to restart the instruction. Thus, the instruction is restarted from the check point microprogram address.
申请公布号 JPS63106850(A) 申请公布日期 1988.05.11
申请号 JP19860251760 申请日期 1986.10.24
申请人 HITACHI LTD 发明人 YAMAGUCHI SHINICHIRO;MATSUMOTO HIDEKAZU;BANDO TADAAKI;HIRAYAMA YOICHI;MORIOKA TAKAYUKI;TAKATANI SOICHI;KAWAMOTO YUKIO;IDE TOSHIYUKI
分类号 G06F12/10;G06F9/22;G06F9/48;G06F11/14;G06F12/08 主分类号 G06F12/10
代理机构 代理人
主权项
地址