| 摘要 |
Latch circuits driven by the rises and falls of a clock signal are alternately connected, and a plurality of frequency division clock signals having different phases are generated on the basis of the combinations of the levels of the outputs of the latch circuits, whereby frequency division clock signals having accurate timings can be generated in a circuit arrangement exhibiting a low power consumption. |
