| 摘要 |
An averaging circuit includes a number of sample/hold circuits which cyclically sample/hold an input signal, the outputs of the sample hold circuits being added and applied to a comparator. A further sample/hold circuit sample/holds an internal input signal at an increased rate and the output thereof is amplified by a factor equal to the number of cyclically operated sample/hold circuits before being applied as the other input to the comparator. |
