发明名称 |
Test data reporting during memory testing |
摘要 |
In some implementations, a built-in self-test (BIST) circuitry of a memory device is configured to perform an execution of a test sequence to test the memory device, wherein performing the execution comprises generating addresses of the memory device in accordance with the test sequence and advancing a value of a modulo counter as each of the addresses is generated, enable error logging when a generated address and a value of the modulo counter corresponding to the generated address match an address and a value of the modulo counter stored for a previously detected error, detect an error in data read from the memory device after enabling error logging, and store information associated with the detected error. |
申请公布号 |
US9250992(B1) |
申请公布日期 |
2016.02.02 |
申请号 |
US201414246854 |
申请日期 |
2014.04.07 |
申请人 |
Marvell International Ltd. |
发明人 |
Tam Kit Sang;Lee Winston;Bateman Robert;McGrath Kresten V.;Lippincott David |
分类号 |
G06F11/00;G06F11/07;G11C29/12;G06F11/27 |
主分类号 |
G06F11/00 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method comprising:
performing, by memory testing circuitry, an execution of a test sequence to test a memory device, wherein performing the execution comprises generating addresses of the memory device in accordance with the test sequence and advancing a value of a modulo counter as each of the addresses is generated; enabling error logging when a generated address and a value of the modulo counter corresponding to the generated address match an address and a value of the modulo counter stored for a previously detected error; detecting an error in data read from the memory device after enabling error logging; and storing information associated with the detected error, wherein storing the information comprises storing an address generated for reading the data associated with the detected error from a location of the memory device and storing a value of the modulo counter corresponding to the address generated for reading the data. |
地址 |
Hamilton BM |