UPDATING OF SHADOW REGISTERS IN N:1 CLOCK DOMAIN

摘要

A processing unit includes a first storage entity being updated at a first clock cycle (CLK1) for holding a master copy of processing unit state. The processing unit further includes at least two shadow storage entities being updated with update information of the first storage entity. A shadow storage entity running at a second clock cycle (CLK2) is slower than the first clock cycle (CLK1). The first storage entity is coupled with the shadow storage entities via an intermediate storage entity, and the intermediate storage entity provides multiple storage stages for buffering consecutive update information of the first storage entity. Selection circuitry is adapted to provide one update information contained in one storage stage to the shadow storage entity with the active clock edge of the second clock cycle (CLK2) in order to update said shadow storage entity.

主权项

1. A processing unit comprising:
a first storage entity being updated at a first clock cycle (CLK1) for holding a master copy of processing unit state; and at least two shadow storage entities being updated with update information of the first storage entity, the at least two shadow storage entities running at a second clock cycle (CLK2) being slower than the first clock cycle (CLK1), wherein the first storage entity is coupled with the at least two shadow storage entities via an intermediate storage entity, said intermediate storage entity providing multiple storage stages for buffering consecutive update information of the first storage entity, wherein a selection circuitry is adapted to provide one update information contained in one storage stage to a shadow storage entity with an active clock edge of the second clock cycle (CLK2) in order to update said shadow storage entity.