发明名称 Packed data operation mask comparison processors, methods, systems, and instructions
摘要 Receive packed data operation mask comparison instruction indicating first packed data operation mask having first packed data operation mask bits and second packed data operation mask having second packed data operation mask bits. Each packed data operation mask bit of first mask corresponds to a packed data operation mask bit of second mask in corresponding position. Modify first flag to first value if bitwise AND of each packed data operation mask bit of first mask with each corresponding packed data operation mask bit of second mask is zero. Otherwise modify first flag to second value. Modify second flag to third value if bitwise AND of each packed data operation mask bit of first mask with bitwise NOT of each corresponding packed data operation mask bit of second mask is zero. Otherwise modify second flag to fourth value.
申请公布号 US9244687(B2) 申请公布日期 2016.01.26
申请号 US201113977153 申请日期 2011.12.29
申请人 Intel Corporation 发明人 Toll Bret L.;Valentine Robert;Corbal San Adrian Jesus;Ould-Ahmed-Vall Elmoustapha;Charney Mark
分类号 G06F9/30;G06F9/00 主分类号 G06F9/30
代理机构 Vecchia Patent Agent, LLC 代理人 Vecchia Patent Agent, LLC
主权项 1. A method comprising: receiving a packed data operation mask comparison instruction, the packed data operation mask comparison instruction indicating a first packed data operation mask having a first plurality of packed data operation mask bits and indicating a second packed data operation mask having a second plurality of packed data operation mask bits, each packed data operation mask bit of the first packed data operation mask corresponding to a packed data operation mask bit of the second packed data operation mask in a corresponding position; modifying a first flag to a first value if a bitwise AND of each packed data operation mask bit of the first packed data operation mask with each corresponding packed data operation mask bit of the second packed data operation mask is zero, or otherwise modifying the first flag to a second value; and modifying a second flag to a third value if a bitwise AND of each packed data operation mask bit of the first packed data operation mask with a bitwise NOT of each corresponding packed data operation mask bit of the second packed data operation mask is zero, or otherwise modifying the second flag to a fourth value.
地址 Santa Clara CA US
您可能感兴趣的专利