发明名称 |
Limited range vector memory access instructions, processors, methods, and systems |
摘要 |
A processor of an aspect includes a plurality of packed data registers. The processor also includes a unit coupled with the packed data registers. The unit is operable, in response to a limited range vector memory access instruction. The instruction is to indicate a source packed memory indices, which is to have a plurality of packed memory indices, which are to be selected from 8-bit memory indices and 16-bit memory indices. The unit is operable to access memory locations, in only a limited range of a memory, in response to the limited range vector memory access instruction. Other processors are disclosed, as are methods, systems, and instructions. |
申请公布号 |
US9244684(B2) |
申请公布日期 |
2016.01.26 |
申请号 |
US201313838544 |
申请日期 |
2013.03.15 |
申请人 |
Intel Corporation |
发明人 |
Valentine Robert;Ould-Ahmed-Vall Elmoustapha |
分类号 |
G06F9/30;G06F15/80;G06F9/38 |
主分类号 |
G06F9/30 |
代理机构 |
Vecchia Patent Agent, LLC |
代理人 |
Vecchia Patent Agent, LLC |
主权项 |
1. A processor comprising:
a plurality of packed data registers; and a unit coupled with the packed data registers, the unit operable, in response to a limited range vector memory access instruction that is to indicate a source packed memory indices that is to have a plurality of packed memory indices selected from 8-bit memory indices and 16-bit memory indices, to access memory locations, in only a limited range of a memory, in response to the limited range vector memory access instruction. |
地址 |
Santa Clara CA US |