A resistive switching memory device includes: a first electrode layer; a resistive switching layer located in an upper part of the first electrode layer; a second electrode layer located in an upper part of the resistive switching layer; a barrier layer which is located between the resistive switching layer and at least one from the first electrode layer and the second electrode layer; and a buffer layer located between the barrier layer and at least one from the first electrode layer and the second electrode.
