MULTILEVEL DRIVER CIRCUIT FOR HIGH SPEED CHIP-TO-CHIP COMMUNICATIONS

摘要

Transmission line driver systems are described which comprise multiple paralleled driver elements. The paralleled structure allows efficient generation of multiple output signal levels with adjustable output amplitude, optionally including Finite Impulse Response signal shaping and skew pre-compensation.