发明名称 SENDING PACKETS USING OPTIMIZED PIO WRITE SEQUENCES WITHOUT SFENCES
摘要 Method and apparatus for sending packets using optimized PIO write sequences without sfences. Sequences of Programmed Input/Output (PIO) write instructions to write packet data to a PIO send memory are received at a processor supporting out of order execution. The PIO write instructions are received in an original order and executed out of order, with each PIO write instruction writing a store unit of data to a store buffer or a store block of data to the store buffer. Logic is provided for the store buffer to detect when store blocks are filled, resulting in the data in those store blocks being drained via PCIe posted writes that are written to send blocks in the PIO send memory at addresses defined by the PIO write instructions. Logic is employed for detecting the fill size of packets and when a packet's send blocks have been filled, enabling the packet data to be eligible for egress.
申请公布号 WO2015199946(A1) 申请公布日期 2015.12.30
申请号 WO2015US34359 申请日期 2015.06.05
申请人 INTEL CORPORATION 发明人 DEBBAGE, MARK;MUTHA, YATIN M.
分类号 G06F13/38 主分类号 G06F13/38
代理机构 代理人
主权项
地址