发明名称 |
Clock signal networks for structured ASIC devices |
摘要 |
Clock distribution circuitry for a structured ASIC device includes a deterministic portion and configurable portions. The deterministic portion employs a predetermined arrangement of conductor segments and buffers for distributing a clock signal to a plurality of predetermined locations on the device. From each predetermined location, an associated configurable portion of the clock distribution circuitry distributes the clock signal to any clock utilization circuitry needing that clock signal in a predetermined area of the structured ASIC that is served from that predetermined location. |
申请公布号 |
US9225335(B2) |
申请公布日期 |
2015.12.29 |
申请号 |
US201314084509 |
申请日期 |
2013.11.19 |
申请人 |
ALTERA CORPORATION |
发明人 |
Lim Chooi Pei;Too Joo Ming;Kok Yew Fatt;Chua Kar Keng |
分类号 |
G06F17/50;H03K19/177;G06F1/10 |
主分类号 |
G06F17/50 |
代理机构 |
Ropes & Gray LLP |
代理人 |
Ropes & Gray LLP |
主权项 |
1. Clock distribution circuitry for an integrated circuit, the clock distribution circuitry comprising:
a deterministic clock distribution portion; a user-configurable clock distribution conductor located within a predetermined area of the integrated circuit; and configurable logic elements (LEs) on the predetermined area of the integrated circuit, the configurable LEs being custom-configurable by a user to selectably be configured to: (a) function as clock distribution buffer circuitry, for routing, through the user-configurable clock distribution conductor, a clock signal from the deterministic clock distribution portion to clock utilization circuitry within the predetermined area of the integrated circuit, and (b) perform logic functions when not functioning as the clock distribution buffer circuitry. |
地址 |
San Jose CA US |