发明名称 |
Display device and driving method thereof |
摘要 |
A disclosed display device includes a display panel with data lines and gate lines, the gate lines including odd-numbered gate lines and even-numbered gate lines. The display device also includes a timing controller to generate a gate output enable signal, and a gate output enable signal division circuit to extract odd-numbered high logic periods of the gate output enable signal to output a first gate output enable signal and to extract even-numbered high logic periods of the gate output enable signal to output a second gate output enable signal. The display device further includes a gate driver to supply a first gate pulse to an odd-numbered gate line in response to the first gate output enable signal and a second gate pulse to an even-numbered gate line in response to the second output enable signal. |
申请公布号 |
US9224349(B2) |
申请公布日期 |
2015.12.29 |
申请号 |
US201414569938 |
申请日期 |
2014.12.15 |
申请人 |
LG Display Co., Ltd. |
发明人 |
Park Mangyu |
分类号 |
G09G3/36;G09G5/18 |
主分类号 |
G09G3/36 |
代理机构 |
Morgan, Lewis & Bockius LLP |
代理人 |
Morgan, Lewis & Bockius LLP |
主权项 |
1. A display device, comprising:
a display panel having a plurality of data lines and a plurality of gate lines crossing the data lines, the gate lines including a plurality of odd-numbered gate lines and a plurality of even-numbered gate lines; a timing controller to generate a gate output enable signal; a gate output enable signal division circuit to extract odd-numbered high logic periods of the gate output enable signal to output a first gate output enable signal and to extract even-numbered high logic periods of the gate output enable signal to output a second gate output enable signal; and a gate driver to supply a first gate pulse to at least one of the odd-numbered gate lines in response to the first gate output enable signal and a second gate pulse to at least one of the even-numbered gate lines in response to the second gate output enable signal, wherein the timing controller is also configured to generate a gate shift clock signal, and wherein the first and second gate pulses overlap each other for a period shorter than one cycle of the gate shift clock signal. |
地址 |
Seoul KR |