发明名称 Forming alternative material fins with reduced defect density by performing an implantation/anneal defect generation process
摘要 One method disclosed includes removing at least a portion of a fin to thereby define a fin trench in a layer of insulating material, forming a substantially defect-free first layer of semiconductor material in the fin trench, forming a second layer of semiconductor material on an as-formed upper surface of the first layer of semiconductor material, forming an implant region at the interface between the first layer of semiconductor material and the substrate, performing an anneal process to induce defect formation in at least the first layer of semiconductor material, forming a third layer of semiconductor material on the second layer of semiconductor material, forming a layer of channel semiconductor material on the third layer of semiconductor material, and forming a gate structure around at least a portion of the channel semiconductor material.
申请公布号 US9224605(B2) 申请公布日期 2015.12.29
申请号 US201414267154 申请日期 2014.05.01
申请人 GLOBALFOUNDRIES Inc. 发明人 Qi Yi;Jacob Ajey Poovannummoottil;Liang Shurong
分类号 H01L21/336;H01L21/265;H01L29/66;H01L29/165;H01L29/167;H01L21/306;H01L21/02;H01L21/324;H01L29/78 主分类号 H01L21/336
代理机构 Amerson Law Firm, PLLC 代理人 Amerson Law Firm, PLLC
主权项 1. A method, comprising: forming a plurality of trenches in a semiconductor substrate to thereby define a fin having an upper surface; forming a layer of insulating material in said trenches such that said upper surface of said fin is exposed; performing at least one etching process to remove at least a portion of said fin and thereby define a fin trench in said layer of insulating material; forming a first layer of semiconductor material in said fin trench, said first layer of semiconductor material being formed to a thickness such that it is substantially free of defects, said first layer of semiconducting material having an as-formed upper surface that is positioned below an upper surface of said layer of insulating material; forming a second layer of semiconductor material in said fin trench on said as-formed upper surface of said first layer of semiconductor material, said second layer of semiconductor material having an upper surface that is positioned below said upper surface of said layer of insulating material; after forming said second layer of semiconductor material, performing an ion implantation process to form an implant region at least at an interface between said first layer of semiconductor material and said substrate; after performing said ion implantation process, performing an anneal process to induce defect formation in at least said first layer of semiconductor material, wherein, after said anneal process is performed, said upper surface of said second layer of semiconductor material is substantially defect-free; after performing said anneal process, forming a third layer of semiconductor material in said fin trench on said upper surface of said second layer of semiconductor material, said third layer of semiconductor material having an upper surface that is positioned below said upper surface of said layer of insulating material; forming a layer of channel semiconductor material on said upper surface of said third layer of semiconductor material; and forming a gate structure around at least a portion of said channel semiconductor material.
地址 Grand Cayman KY