发明名称 PLL
摘要 A PLL includes: a charge-pump equalizer which has a plurality of charge pumps generating charge currents according to phase-difference signals, each being generated by delaying the phase-difference signal by different times, adds and outputs the charge currents generated by the charge pumps; a replica circuit, having ideal characteristics of a loop filter and a voltage controlled oscillator, which input a digital value having phase difference of the phase-difference signals, and generates a replica output according to the ideal characteristics; and a coefficient generating circuit which smoothes correlation values of the difference signals and the phase-difference signals to generate charge pump coefficients, and negatively feeds back the same to the plurality of charge pumps. The charge pumps generate the charge currents each having current values corresponding to the charge pump coefficients.
申请公布号 JP5836605(B2) 申请公布日期 2015.12.24
申请号 JP20110037832 申请日期 2011.02.24
申请人 スパンション エルエルシー 发明人 澤田 勝
分类号 H03L7/093;H03L7/08 主分类号 H03L7/093
代理机构 代理人
主权项
地址
您可能感兴趣的专利