EXECUTING DEBUG PROGRAM INSTRUCTIONS ON A TARGET APPARATUS PROCESSING PIPELINE

摘要

A target apparatus 2 for debug includes a processing pipeline 18 for executing a sequence of program instructions. A debug interface 26 receives debug command signals corresponding directly or indirectly to debug program instructions to be executed. An instruction buffer 24 stores both the debug program instructions and non-debug program instructions. An arbiter 30 selects between both the debug program instructions and the non-debug program instructions stored within the instruction buffer to form the sequence of program instructions to be executed by the processing pipeline. A complex coherent memory system 4, 6, 8, 10, 12, 14, 32 is shared by the debug program instructions and the non-debug program instructions such that they obtain the same coherent view of memory.

主权项

1. Apparatus for processing data comprising:
a processing pipeline configured to execute a sequence of program instructions; a debug interface configured to receive debug command signals corresponding to debug program instructions to be executed; instruction buffer circuitry configured to store both said debug program instructions and non-debug program instructions; and an arbiter coupled to said instruction buffer and configured to arbitrate between both said debug program instructions and said non-debug program instructions stored within said instruction buffer to select said sequence of program instructions to be executed by said processing pipeline.