发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a technology for obtaining MISFET having desired property by adjusting the isolation width of an element isolation section. SOLUTION: The isolation width La and isolation with La' of an element isolation part 4 are made relatively narrow so that the influence of a stress to be imposed on the channel region of a second MISFETQ<SB>2</SB>can be increased. The change of a threshold voltage is made relatively large, and the isolation width Lb and isolation width Lb' of the element isolation part 4 are made relatively wide so that the influence of a stress to be imposed on the channel region of the fourth MISFETQ<SB>4</SB>can be reduced, and the change of the threshold voltage is made relatively small. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009004800(A) 申请公布日期 2009.01.08
申请号 JP20080208587 申请日期 2008.08.13
申请人 RENESAS TECHNOLOGY CORP 发明人 ISHIBASHI KYOSUKE;SONOBE YASUO;TAINAKA YASUSHI
分类号 H01L27/08;H01L21/76;H01L21/82;H01L21/822;H01L21/8234;H01L21/8238;H01L27/04;H01L27/088;H01L27/092;H01L29/78 主分类号 H01L27/08
代理机构 代理人
主权项
地址