| 摘要 |
PROBLEM TO BE SOLVED: To obtain a designing method of a standard cell system by which a spare cell used at change of logic/modification of a circuit is arranged near a desired logic module and the logic circuit. SOLUTION: The designing method of a semiconductor integrated circuit of the standard cell system includes a process S11 to prepare a net list having the spare cell, a process S13 to perform automatic arrangement of the cell, and a process S15 to perform automatic wiring of the cell arranged automatically. In the designing method, the automatic arrangement is performed by using a cell library defined by a hard macro as a library 34 for virtual connection about the spare cell. In the library for the virtual connection, the spare cell is connected by a network to the circuit in the desired logic module. The method further includes a process S14 to replace the library for the virtual connection with a cell library defined by a soft macro as a spare cell assembly library 35. In the spare cell assembly library, the spare cell is not connected by the network to the desired logic circuit, and the automatic wiring is performed using the spare cell assembly library. COPYRIGHT: (C)2009,JPO&INPIT
|
