摘要 |
A first terminal T1 is connected to the drain (or the source) of a MOS-FET (Q11), whose back gate is separated, through a capacitor C11. The MOS-FET (Q11) is connected at the source (or the drain) thereof to a second terminal T2. The back gate is connected to the source (or the drain). A control voltage VG is supplied to the gate of the MOS-FET (Q11), and a voltage having a polarity reversed from that of this control voltage VG is supplied to the drain through a resistance element R12. |