发明名称 CONFIGURABLE PARALLEL COMPUTATION OF CYCLIC REDUNDANCY CHECK (CRC) CODES
摘要 An apparatus (1) for implementing a cyclic redundancy check (CRC) error detection methodology to compute a CRC error detection code for data according to the methodology, comprising computation means (2) which uses parallel computation (4) to compute the CRC error detection code, and configurator means (3) which uses the CRC error detection methodology to determine a configuration of the computation means required to compute the CRC error detection code, and configures (25) the computation means accordingly, wherein the configurator means is able to use each of a plurality of CRC error detection methodologies to determine a configuration of the computation means required for parallel computation of a CRC error detection code according to each of the methodologies, and the computation means is configurable to allow configuration thereof for parallel computation of each CRC error detection code.
申请公布号 IL194807(D0) 申请公布日期 2009.09.22
申请号 IL20080194807 申请日期 2008.10.22
申请人 THE QUEEN'S UNIVERSITY OF BELFAST 发明人
分类号 H03M 主分类号 H03M
代理机构 代理人
主权项
地址