发明名称 Method of testing an integrated circuit die, and an integrated circuit die
摘要 In the present invention, a method of testing an unpackaged integrated circuit die is disclosed. The die has a plurality of first input/output pads. A serial electrical connection is fabricated in the die between all of the input/output pads of the die which are not of the first plurality (hereinafter: “second plurality”). The second plurality has a start input and an end output. The start input of the second plurality is connected to the output of one selected input buffer of the input pad of the first plurality and the end output of the second plurality is also connected to the input of one selected output pad of the first plurality. The second plurality of input/output pads are tested through selected input pad and selected output pad of the first plurality without electrical probes making contact during the wafer sort. The present invention also relates to an integrated circuit die so fabricated as to facilitate testing.
申请公布号 US7851273(B2) 申请公布日期 2010.12.14
申请号 US20100762825 申请日期 2010.04.19
申请人 SILICON STORAGE TECHNOLOGY, INC. 发明人 ZHANG KANGPING;LIN FONG LONG
分类号 H01L21/82;H01L27/10 主分类号 H01L21/82
代理机构 代理人
主权项
地址