发明名称 DATA PROCESSING CIRCUIT AND DATA PROCESSING METHOD
摘要 <P>PROBLEM TO BE SOLVED: To provide a data processing circuit and a data processing method which reduce data processing time. <P>SOLUTION: The data processing circuit comprises: a reception circuit 211 for receiving data including control bits; a holding circuit 215 for holding the data output from the reception circuit 211; an error detection circuit 212 for detecting an error of the data output from the reception circuit 211; a first correction circuit for correcting a first error which is the error of the control bits detected by the error detection circuit 212; and an output selection circuit for outputting the data passed through the holding circuit 215 when the first error is not detected by the error detection circuit 212, and outputting the data which the first error is corrected when the first error is detected by the error detection circuit 212. <P>COPYRIGHT: (C)2012,JPO&INPIT
申请公布号 JP2012010108(A) 申请公布日期 2012.01.12
申请号 JP20100144292 申请日期 2010.06.24
申请人 FUJITSU LTD 发明人 TAKEHARA MASARU
分类号 H04L1/00;G06F11/10 主分类号 H04L1/00
代理机构 代理人
主权项
地址