发明名称 MULTI-NODE SYSTEM INCLUDING FAILURE PROCESSING CIRCUIT AND FAILURE PROCESSING METHOD
摘要 <P>PROBLEM TO BE SOLVED: To provide a multi-node system capable of avoiding the influence of a failure on all nodes in the case that the failure occurs in an inter-node connection device, and a processing method. <P>SOLUTION: In the multi-node system in which a plurality of nodes are connected by the inter-node connection device, in the case that a failure occurs in the inter-node connection device, a range which is affected by the failure of the inter-node connection device is minimized by providing a failure processing circuit which does not notify the failure to all nodes but notifies the failure only to nodes which are affected by the influence, and selects a failure notification destination in accordance with the failure occurrence place thereof and a system configuration so that operation can continue without notifying the failure to the nodes which are not affected. <P>COPYRIGHT: (C)2012,JPO&INPIT
申请公布号 JP2012185640(A) 申请公布日期 2012.09.27
申请号 JP20110047806 申请日期 2011.03.04
申请人 NEC CORP 发明人 KASUGA YASUHIRO
分类号 G06F15/177 主分类号 G06F15/177
代理机构 代理人
主权项
地址
您可能感兴趣的专利