发明名称 |
NETWORK PROCESSOR WITH DISTRIBUTED TRACE BUFFERS |
摘要 |
A network processor includes a cache and a several groups of processors for accessing the cache. A memory interconnect provides for connecting the processors to the cache via a plurality of memory buses. A number of trace buffers are also connected to the bus and operate to store information regarding commands and data transmitted across the bus. The trace buffers share a common address space, thereby enabling access to the trace buffers as a single entity.
|
申请公布号 |
US2013111073(A1) |
申请公布日期 |
2013.05.02 |
申请号 |
US201113284289 |
申请日期 |
2011.10.28 |
申请人 |
DOBBIE BRADLEY D.;ASHER DAVID H.;KESSLER RICHARD E.;CAVIUM, INC. |
发明人 |
DOBBIE BRADLEY D.;ASHER DAVID H.;KESSLER RICHARD E. |
分类号 |
G06F13/00;G06F3/00 |
主分类号 |
G06F13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|