发明名称 Circuit design system and circuit design method
摘要 A circuit design system 10 includes storage means 11 to store structure description information 11a of a reconfigurable circuit including an array of cells 1 including a plurality of switches 2, and application circuit netlist information 11b used to specify an application, circuit generation unit 12a to generate structure description information 11a based on the structure description information 11a and the application circuit netlist information 11b stored in the storage means 11, and circuit evaluation unit 12b to evaluate the structure description information 11a generated by the circuit generation unit 12a, wherein the circuit generation unit 12a generates the structure description information 11a by deleting at least one of the switches 2 from the structure description information 11a based on an evaluation result obtained by the circuit evaluation unit 12b.
申请公布号 US8640071(B2) 申请公布日期 2014.01.28
申请号 US20090995598 申请日期 2009.05.15
申请人 NAKAYA SHOGO;NEC CORPORATION 发明人 NAKAYA SHOGO
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址