发明名称 Method and System for Improving Serial Port Memory Communication Latency and Reliability
摘要 A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval.
申请公布号 US2015032975(A1) 申请公布日期 2015.01.29
申请号 US201414516136 申请日期 2014.10.16
申请人 Silicon Image, Inc. 发明人 Ruberg Alan;Lee Seung-Jong;Lee Hyung Rok;Shim Daeyun;Lee Dongyun;Kim Sungjoon;Murthy Anu
分类号 G11C7/10;G06F13/42;G06F13/16 主分类号 G11C7/10
代理机构 代理人
主权项 1. A method for communicating between a host computer system and a memory, the method comprising: configuring a port binding control register to specify a first bound group of ports from a plurality of ports of the memory; and during a first memory operation, receiving at the memory, a first plurality of serial data streams communicated from the host computer system to the memory via the first bound group of ports of the memory, the first plurality of serial data streams received in parallel.
地址 Sunnyvale CA US
您可能感兴趣的专利