发明名称 |
DISPLAY PANEL, METHOD FOR FABRICATING THE SAME AND DISPLAY DEVICE |
摘要 |
A display panel is discloses. A gate line and a gate connection line of an array substrate are disposed perpendicular to each other. A passivation layer is formed on a side of a source electrode or a drain electrode of the array substrate which is close to the color filter substrate. A first via hole is disposed in the passivation layer. A color filter substrate includes a first substrate, and a data line parallel to the gate connection line is formed on a side of the first substrate which is close to the array substrate. A protection layer, a black matrix and a common electrode are sequentially formed on a side of the data line which is close to the array substrate. A second via hole is disposed in a region of the protection layer, the black matrix and the common electrode which corresponds to the data line. A first end of a conductive spacer is connected to the source electrode or the drain electrode by way of the first via hole, a second end of the conductive spacer is connected to the data line by way of the second via hole. A method for fabricating a display panel and a display device are further disclosed. |
申请公布号 |
US2015028343(A1) |
申请公布日期 |
2015.01.29 |
申请号 |
US201314366908 |
申请日期 |
2013.11.27 |
申请人 |
BOE Optoelectronics Technology Co., Ltd. ;Chengdu BOE Optoelectronics Technology Co., Ltd. |
发明人 |
Li Fan |
分类号 |
H01L27/12;G02B5/20;H01L21/768 |
主分类号 |
H01L27/12 |
代理机构 |
|
代理人 |
|
主权项 |
1. A display panel, comprising an array substrate and a color filter substrate, wherein
a gate line and a gate connection line of the array substrate are disposed perpendicular to each other; a passivation layer is formed on a side of a source electrode or a drain electrode of the array substrate which is close to the color filter substrate, a first via hole is disposed in a region of the passivation layer which corresponds to the source electrode or the drain electrode; the color filter substrate comprises a first substrate; a data line parallel to the gate connection line is formed on a side of the first substrate which is close to the array substrate; a protection layer, a black matrix and a common electrode are sequentially formed on a side of the data line which is close to the array substrate; a second via hole is disposed in a region of the protection layer, the black matrix and the common electrode which corresponds to the data line; a conductive spacer is disposed in the second via hole, a first end of the conductive spacer is connected to the source electrode or the drain electrode by way of the first via hole, a second end of the conductive spacer is connected to the data line by way of the second via hole, and the conductive spacer is insulated from the common electrode. |
地址 |
Beijing CN |