THREE-DIMENSIONAL PROCESSING SYSTEM HAVING MULTIPLE CACHES THAT CAN BE PARTITIONED, CONJOINED, AND MANAGED ACCORDING TO MORE THAN ONE SET OF RULES AND/OR CONFIGURATIONS

摘要

Three-dimensional processing systems are provided which have multiple layers of conjoined chips, wherein one or more chip layers include processor cores that share cache hierarchies over multiple chip layers. The caches can be partitioned, conjoined, and managed according to various sets of rules and configurations.

主权项

1. A processor system, comprising:
a plurality of chip layers which are physically conjoined to form a stacked structure, wherein at least one chip layer includes a plurality of processor cores, wherein at least two chip layers include caches that are physically connected through vertical connections between the at least two chip layers to form one or more cache hierarchies over the at least two chip layers, which are shared by the plurality of processor cores.