发明名称 |
Package level power state optimization |
摘要 |
Methods and apparatus to optimize package level power state usage are described. In one embodiment, a processor control logic receives a request to enter a lower power consumption state (such as a package level deeper sleep state). The control logic determines the time difference or delta between a last entry into the lower power consumption state and the current time. The control logic then causes the flushing of a last level cache based on a comparison of the time difference and a threshold value corresponding to the lower power consumption state. Other embodiments are also claimed and disclosed. |
申请公布号 |
US9026829(B2) |
申请公布日期 |
2015.05.05 |
申请号 |
US201012890652 |
申请日期 |
2010.09.25 |
申请人 |
Intel Corporation |
发明人 |
Weissmann Eliezer;Naveh Alon;Shulman Nadav;Salah Hisham Abu;Baum Dan |
分类号 |
G06F1/26;G06F1/32;G06F12/08 |
主分类号 |
G06F1/26 |
代理机构 |
Mnemoglyphics, LLC |
代理人 |
Mnemoglyphics, LLC ;Mennemeier Lawrence M. |
主权项 |
1. A processor comprising:
a cache; and a control logic, coupled to the cache, to receive a request to enter a lower power consumption state, wherein the control logic is to determine a time difference between a last entry into the lower power consumption state and a current time, and wherein the control logic is to cause a flush of the cache based on a comparison of the time difference and a threshold value corresponding to the lower power consumption state. |
地址 |
Santa Clara CA US |