| 摘要 |
<p>A flip-flop circuit (FF 10) of the present invention includes master latch circuits (LAT 11 and LAT 12), slave latch circuits (LAT 13 and LAT 14), C-element circuits (CE 11, CE 12, CE 13, and CE 14), and inverter circuits (INV 11, INV 12, INV 13, and INV 14). The inverter circuits (INV 11 and INV 12) are interconnected to each other between the C-element circuit (CE 11) and the C-element circuit (CE 12). The inverter circuits (INV 13 and INV 14) are interconnected to each other between the C-element circuit (CE 13) and the C-element circuit (CE 14).</p> |
