发明名称 MODULATION CIRCUIT AND MODULATION METHOD WITH DIGITAL ELD COMPENSATION
摘要 A modulation circuit includes a digital quantizer and a compensation circuit. The digital quantizer is utilized to receive and truncate a digital quantizing input signal for generating a digital quantizing output signal. The compensation circuit compensates for a time delay of the modulation circuit and generates a compensation output signal. The digital quantizing input signal is generated by subtracting the compensation output signal from a digital integration output signal to compensate for the time delay before truncating the digital quantizing input signal.
申请公布号 US2015358029(A1) 申请公布日期 2015.12.10
申请号 US201514603590 申请日期 2015.01.23
申请人 MediaTek Inc. 发明人 WANG Tze-Chien
分类号 H03M3/00 主分类号 H03M3/00
代理机构 代理人
主权项 1. A modulation circuit, comprising: a digital quantizer, utilized to receive and truncate a digital quantizing input signal for generating a digital quantizing output signal; and a compensation circuit, coupled to the digital quantizer, utilized to compensate for a time delay of the modulation circuit and generate a compensation output signal, wherein the digital quantizing input signal is generated by subtracting the compensation output signal from a digital integration output signal to compensate for the time delay before truncating the digital quantizing input signal.
地址 Hsin-Chu TW
您可能感兴趣的专利