发明名称 Fail-safe processing apparatus
摘要 A fail-safe processing apparatus has a plurality of calculation units 12 & 13 having a function to simultaneously perform the same calculation and mutually monitor the output data. An output control unit 16 has a function to temporarily store the output data for each of the calculation units and output the stored data for each of the calculation units according to an instruction from one of the plurality of calculation units. A plurality of power supplies 14 & 15 are provided for each of the calculation units, wherein one of the plurality of power supplies supplies power not only to the associated calculation unit but also to the output control unit. At least one of the power supplies may have a different power capacity from the others. Each of the calculation units may have a function to send a reset signal to the other calculation units. If the mutually monitored data in unmatched each of the plurality of calculation units may send the reset signal and when the reset signal is received each of the plurality of calculation units may stop their own calculations. The output data is temporarily stored in a buffer in the output control unit.
申请公布号 GB2526917(A) 申请公布日期 2015.12.09
申请号 GB20150006268 申请日期 2015.04.14
申请人 HITACHI LTD 发明人 SHOHEI KATO;HIDEO SAKUYAMA;NAOKI SHIBATA
分类号 G06F11/16;G06F11/20 主分类号 G06F11/16
代理机构 代理人
主权项
地址