主权项 |
1. A method of forming a memory array comprising:
forming a plurality of word lines over a substrate to form groups of at least three transistors, each group sharing one of a plurality of common source/drain regions; forming a phase change memory element electrically coupled to a common source/drain region shared by a first group of transistors; forming a bitline contact electrically coupled to a common source/drain region shared by a second group of transistors, wherein the common source/drain region coupled to the bitline contact is electrically coupled to the common/source drain region coupled to the phase change memory element through a transistor common to the first and second groups of transistors; and forming a top electrode select line electrically coupled to the phase change memory element, wherein forming the plurality of word lines further comprises:
forming a first plurality of isolated gate stacks along a first direction over the substrate, a second plurality of isolated gate stacks along a second direction over the substrate, and a third plurality of isolated gate stacks along a third direction over the substrate, wherein the first, second, and third directions comprise a hexagonal array pattern; andforming a first electrical connection between the first plurality of gate stacks to form the first plurality of word lines, a second electrical connection between the second plurality of gate stacks to form the second plurality of word lines, and a third electrical connection between the third plurality of gate stacks to form the third plurality of word lines. |