发明名称 |
NETWORK-ON-CHIP (NoC) TOPOLOGY GENERATION |
摘要 |
A system and method of defining the topology of a network-on-chip. The IP sockets and their data transfer connectivity are defined. The location of each IP socket is defined. A number of switches are defined so that there is at least one switch within a distance from each IP socket, the distance being less than that over which a signal propagates within one clock cycle period. The switches are coupled by links. Links may comprise pipeline stages, storage buffers, and are characterized by a data width. |
申请公布号 |
US2015341224(A1) |
申请公布日期 |
2015.11.26 |
申请号 |
US201514722046 |
申请日期 |
2015.05.26 |
申请人 |
Arteris, Inc |
发明人 |
van Ruymbeke Xavier;Tang Monica;Probell Jonah;Chapyzhenka Aliaksei |
分类号 |
H04L12/24;H04L12/54 |
主分类号 |
H04L12/24 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method of configuring a network-on-chip, the method comprising:
defining a data transfer connectivity of a plurality of IP sockets; defining a location for each of the plurality of IP sockets; defining a distance less than that over which a signal can propagate within an amount of time; defining a set of switches, such that there can be at least one switch selected from the set of switches within the distance of each of the plurality of IP sockets; defining a coupling between each of the plurality of IP sockets and the at least one switch; and defining a coupling between two switches selected from the set of switches, the coupling providing for the data transfer connectivity. |
地址 |
Campbell CA US |