FULLY-DIGITAL FULLY-SYNTHESIZABLE DELAY-LINE ANALOG TO DIGITAL CONVERTER

摘要

The present invention relates to the realization of an ADC by using a one shot time cell as an analog-to-time converter and a time -to- digital converter. The present invention relates in general, to the design and Integrated Circuit (IC) implementation of a fully-digital fully-synthesizable, delay-line analog-to- digital converter (DL-ADC). The present invention is specifically relevant for power management applications where the silicon area of the controller is of key importance. The design of the ADC is based on the approach of delay cells string to reduce design complexity and the resultant of the silicon area.