发明名称 |
SYSTEMS, PROCESSES AND INTEGRATED CIRCUITS FOR IMPROVED PACKET SCHEDULING OF MEDIA OVER PACKET |
摘要 |
A method of processing first and second record packets of real-time information includes computing for each packet a deadline interval and ordering processing of the packets according to the respective deadline intervals. A single-chip integrated circuit has a processor circuit and embedded electronic instructions forming an egress packet control establishing an egress scheduling list structure and operations in the processor circuit that extract a packet deadline intervals, place packets in the egress scheduling list according to deadline intervals; and embed a decoder that decodes the packets according to a priority depending to their deadline intervals. |
申请公布号 |
US2015341281(A1) |
申请公布日期 |
2015.11.26 |
申请号 |
US201514812398 |
申请日期 |
2015.07.29 |
申请人 |
Texas Instruments Incorporated |
发明人 |
Welin Andrew W. |
分类号 |
H04L12/863;H04L12/841;H04M1/253;H04L12/875;H04L12/853 |
主分类号 |
H04L12/863 |
代理机构 |
|
代理人 |
|
主权项 |
1. A process of generating circular time differences between times of events A and B comprising:
electronically subtracting and delivering to a storage element a value representative of the time of event B from a value representative of the time of event A, resulting in an electronic representation (delta) having a most significant bit (MSB) and a sign bit S; and electronically processing the electronic representation (delta) and a predetermined value (TMAX) in response to the MSB and the sign bit S to generate the circular time difference. |
地址 |
Dallas TX US |