发明名称 Technique for monitoring activity within an integrated circuit
摘要 A technique to monitor events within a computer system or integrated circuit. In one embodiment, a software-accessible event monitoring storage and hardware-specific monitoring logic are selectable and their corresponding outputs may be monitored by accessing a counter to count events corresponding to each of software-accessible storage and hardware-specific monitoring logic.
申请公布号 US9189302(B2) 申请公布日期 2015.11.17
申请号 US201414167688 申请日期 2014.01.29
申请人 Intel Corporation 发明人 Hacking Lance
分类号 G06F9/54;G06F11/30;G06F11/34;G06F11/36 主分类号 G06F9/54
代理机构 Vecchia Patent Agent, LLC 代理人 Vecchia Patent Agent, LLC
主权项 1. A processor comprising: at least one processor core; hardware-specific monitor logic to monitor hardware-specific events; a software-accessible register that is to have a plurality of bits, the software-accessible register accessible to software, wherein each of the plurality of bits is to correspond at a given time to a different software event, wherein a first bit in the software-accessible register is to store an indication of an occurrence of a corresponding software event in the software and is to be written by the software when the corresponding software event has occurred in the software to indicate that the corresponding software event has occurred, and wherein a second bit in the software-accessible register is to store an indication of an occurrence of a corresponding combination of events including a corresponding software event in the software and a corresponding hardware-specific event to be monitored by the hardware-specific monitor logic; and an event counter including hardware, the event counter coupled with the software-accessible register and with the hardware-specific monitor logic, the event counter to count events associated with the second bit, wherein the event counter is to one of: (1) start to count after the second bit is set, and stop counting after the second bit is cleared; and (2) count a number of times the second bit is one of set to 1 and cleared to 0.
地址 Santa Clara CA US