发明名称 |
Descending set verify for phase change memory |
摘要 |
Subject matter disclosed herein relates to a memory device, and more particularly to write performance of a phase change memory. |
申请公布号 |
US9183928(B2) |
申请公布日期 |
2015.11.10 |
申请号 |
US200913511987 |
申请日期 |
2009.12.29 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
Bedeschi Ferdinando |
分类号 |
G11C11/00;G11C13/00 |
主分类号 |
G11C11/00 |
代理机构 |
Knobbe Martens Olson and Bear LLP |
代理人 |
Knobbe Martens Olson and Bear LLP |
主权项 |
1. A method comprising:
applying a first bias pulse to a phase change memory (PCM) cell to place said PCM cell in a low-resistance state in response to a write command and in response to a comparison of a first measurement of current in said cell during verify with a first verify reference current value; and applying a second bias pulse to said PCM cell to place said PCM cell in said low-resistance state in response to a comparison of a second measurement of said current in said cell during verify with a second verify reference current value, wherein said second verify reference current value is less than said first verify reference current value. |
地址 |
Boise ID US |