发明名称 STACKED PACKAGE AND METHOD FOR MANUFACTURING THE SAME
摘要 The present invention relates to a method for manufacturing a stacked package. The method includes :a process of locating a via pin for forming a via hole on the via hole pad of an PCB having a line pattern and the via hole pad, covering an upper mold chase, and fixing the via hole pin to the via hole pad and the upper mold chase by closely attaching; a process of injecting a sealing material into the cavity of the upper mold chase and molding it; and a process of removing the upper mold chase and the via hole pin and forming a via hole on the via hole pad.
申请公布号 KR20150121490(A) 申请公布日期 2015.10.29
申请号 KR20140047406 申请日期 2014.04.21
申请人 STS SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD. 发明人 KIM, YOUNG JUN;SHIN, MYOUNG HOH;OH, SEUNG HOON
分类号 H01L23/48;H01L23/28;H01L25/00 主分类号 H01L23/48
代理机构 代理人
主权项
地址