发明名称 |
High-speed successive approximation analog-to-digital converter |
摘要 |
A successive approximation register analog-to-digital converter (SAR ADC) for high-speed applications. The SAR ADC uses at least one set of capacitors. Each set of capacitors is formed by 2M capacitor cells. The set of 2M capacitor cells is allocated into p capacitors C(p−1) to C0 decreasing in capacitance. C(p−1)<C(p−2)+C(p−3)+ . . . +C0, and C(p−1) includes (2M-1−2q) capacitor cells. |
申请公布号 |
US9172389(B2) |
申请公布日期 |
2015.10.27 |
申请号 |
US201414284177 |
申请日期 |
2014.05.21 |
申请人 |
MEDIATEK INC. |
发明人 |
Liu Chun-Cheng |
分类号 |
H03M1/38;H03M1/40 |
主分类号 |
H03M1/38 |
代理机构 |
McClure, Qualey & Rodack, LLP |
代理人 |
McClure, Qualey & Rodack, LLP |
主权项 |
1. A successive approximation register analog-to-digital converter, comprising:
a successive approximation register subcircuit, generating digital control bits in different cycles of a search scheme of the successive approximation register analog-to-digital converter; a digital-to-analog converter, comprising at least one set of capacitors and coupling an analog input of the successive approximation register analog-to-digital converter to the at least one set of capacitors and operating the at least one set of capacitors in accordance with the digital control bits, wherein each set of capacitors comprises p capacitors Cp-1 to C0 decreasing in capacitance, the p capacitors Cp-1 to C0 are formed by 2M capacitor cells, Cp-1<Cp-2+Cp-3+ . . . +C0, Cp-1 includes (2M-1−2q) capacitor cells, and p, q and M are numbers; and a comparator, fed with an analog output transmitted from the digital-to-analog converter and generating a comparator output to be coupled to the successive approximation register subcircuit for generation of the digital control signals, wherein digital representation of the analog input of the successive approximation register analog-to-digital converter is approximated in the search scheme. |
地址 |
Hsin-Chu TW |