| 摘要 |
Provided is a semiconductor memory device which comprises: a clock input block which produces first and second internal clocks in response to an external clock; a clock duty ratio correction block which produces a data clock by correcting a duty ratio of the first and second internal clocks in response to a signal activated in an initial operating mode of the semiconductor memory device; and a data control block which outputs data synchronized in the data clock outside. |
