发明名称 |
TRANSISTOR CONTACTS SELF-ALIGNED IN TWO DIMENSIONS |
摘要 |
Embodiments of the present invention provide an improved semiconductor structure and methods of fabrication that provide transistor contacts that are self-aligned in two dimensions. Two different capping layers are used, each being comprised of a different material. The two capping layers are selectively etchable to each other. One capping layer is used for gate coverage while the other capping layer is used for source/drain coverage. Selective etch processes open the desired gates and source/drains, while block masks are used to cover elements that are not part of the connection scheme. A metallization line (layer) is deposited, making contact with the open elements to provide electrical connectivity between them. |
申请公布号 |
US2015287636(A1) |
申请公布日期 |
2015.10.08 |
申请号 |
US201414246476 |
申请日期 |
2014.04.07 |
申请人 |
GLOBALFOUNDRIES Inc. |
发明人 |
Wei Andy Chih-Hung;Bouche Guillaume;Zaleski Mark A.;Neogi Tuhin Guha;Stephens Jason E.;Kye Jongwook;Zeng Jia |
分类号 |
H01L21/768;H01L21/8234;H01L27/092;H01L21/02;H01L21/285;H01L21/8238;H01L27/088;H01L23/532 |
主分类号 |
H01L21/768 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method of forming a semiconductor structure comprising:
covering a plurality of transistor gates with a first capping layer; covering a plurality of source/drain contact areas with a second capping layer; forming a first mask over the semiconductor structure, wherein the first mask exposes a plurality of gate contact locations; removing the first capping layer from the plurality of gate contact locations; forming a second mask over the semiconductor structure, wherein the second mask exposes a plurality of source/drain contact locations; removing the second capping layer from the plurality of source/drain contact locations; and depositing a metallization layer over the exposed source/drain contact locations and exposed gate contact locations. |
地址 |
Grand Cayman KY |