LOW-COST PACKAGING FOR FLUIDIC AND DEVICE CO-INTEGRATION

摘要

The present disclosure provides methods for packaging a chip and packaged chips in which the chip and packaging are co-planar and gap-less. In certain instances, the packaged chip has electrodes or fluidics integrated with the chip.